GRAND Status – Nijmegen Front end, board design and firmware















GP300 Nijmegen board design – short overview



ZYNC ZU7EG SOC-FPGA Application processor: - Dual core Cortex A53, 1.5Ghz Real-Time processor: - Dual core Cortex R5, 600MHz ADC

- AD9694 16 bit, 500MSPS Low jitter clk - Si5340, 90 fs rms jitter 20+ supplies

2 DDR4 interfaces -1 GB, 32b interface connected to PS -512 GB 16b interface connected to PL 10/100 Gb/s ethernet interface

Highly configurable, on-line readout, low noise (for ADC and clock chip)





GP300 Nijmegen board design - setbacks



Setbacks:

-Factory produced the board with preliminary files. (green PCB) -Three supllies showed destructive oscilation after enabling output. - Selected FPGA (XCZU5) was not available. An upgrade, the XCZU7, is used in stead. -200+ components were not placed during production. -Short between a ground via and a 1V8 power line in an internal layer of the board.





GP300 Nijmegen board design – current status



- -
- Coming weeks:

-

All supllies are working and can be configured by software. Board is produced based on correct files and delivered to Nijmegen. (blue PCB)

Configure and test the clocks, JTAG, I2C and SPI. Continue with firmware design and start implementation.





Status filter design

 d=170
 SPa

 -10
 -0

 -20
 -0

 -20
 -0

 -30
 -0

 -40
 -0

 -50
 -0

 -60
 -0

 -30
 50

Group Delay(1,2) simulated with real components:



- Filter design is finished
- Fine-tuning done with real components

Next step:

- Create test board and measure filter performance









Status firmware and software



<u>Firmware</u>

Until the prototype is fully operational all firmware is developed for the Xilinx reference board.

- High speed ADC readout (JESD204B interface) is finished but needs a Linux kernel to be up and running to be able to test functionality. Kernel image is build but hangs during boot. **Needs debugging.**

- Firmware for DDR4 memory test (PL-side) is build. **Needs modified clock chip setup.**

- Firmware for triggering and data packaging is available but must be copied and modified from the previous Auger digitizer. **Needs to be started.**

Processor system / Software

Basic Linux kernel can be build and loaded in Xilinx ref board.

To do:

- include ADC readout in kernel
- interface to memories
- migration software Auger digitizer
- readout sensors (pressure, humidity and temperature)





Firmware setup





Start / Stop address	Partition name	Size [Bytes, hex]
0x0 0x1e00000	boot	0x1e00000
0x1e00000 31457280 0x1e40000 31719424	bootenv	0x40000
0x1e40000 31719424 0x4240000 69468160	kernel	0x2400000
0x4240000 0x452F24F8	jffs2	8X2EF6008
0x7140000 118685696	spare	0x10000
Total available Mip1 - 1,073		0x7735940
74982428185≌12X1912Mb ⁷³		

Flash memory size must be multiples of 65636 bytes \rightarrow 0x10000

Size [Bytes, decimal]
31457280
262144
37748736
29277998 (29MB)
65536
119)468.160 (955745280
125MB (1Gbit)





5/8/2020 Alle notities - Evernote QSPI boot setup Volg: https://wiki.analog.com/resources/tools-software/linux-build/generic/petalinux petalinux-create -t project --template zynqMP --name QSPI13mrt > cd QSPI13mrt/ > petalinux-config --get-hwdescription=/home/rene/Data/FPGA_workdir/adi/hdl/projects/daq3/zcu102/daq3_zcu102.sdk \rightarrow Subsystem AUTO Hardware Settings \rightarrow Memory Settings System memory size = 0x37ffffff \rightarrow Subsystem AUTO Hardware Settings \rightarrow Flash Settings Primary Flash (psu_qspi_0) --> [] Advanced Flash Auto Configuration *** partition 0 *** (boot) name (0x1e00000) size *** partition 1 *** (booteny) name (0x40000) size *** partition 2 *** (kernel) name (0x2400000) size *** partition 3 *** (iffs2) name (0x2EE0000) size *** partition 4 *** (spare) name (0x20000) size *** partition 5 *** () name \rightarrow Subsystem AUTO Hardware Settings \rightarrow Advanced bootable images storage Settings \rightarrow boot image settings image storage media = (X) primary flash \rightarrow Subsystem AUTO Hardware Settings \rightarrow Advanced bootable images storage Settings \rightarrow kernel image settings image storage media = (X) primary flash → Image Packaging Configuration Root filesystem type = (X) JFFS2 jffs2 erase block size(KByte) = (X) jffs2 erase block size: 128KiB \rightarrow Yocto Settings \rightarrow User Layers (/home/rene/Data/FPGA_workdir/adi/meta-adi/meta-adi-core) user layer 0 (/home/rene/Data/FPGA_workdir/adi/meta-adi/meta-adi-xilinx) user layer 1 https://www.evernote.com/client/web#?an=true&n=211c3a6b-7411-fdb5-3ee6-69fe908481fb& 1/3 5/8/2020 Alle notities - Evernote Edit system-conf.dtsi to resemble flash partition and disable SD card: /include/ "system-conf.dtsi" /{ }; &sdhci1 { status = "disabled": }: &gspi { status = "okay"; is-dual = <1>has-io-mode = <1>; /delete-node/ flash@0; flash@0 { compatible = "micron,m25p80", "spi-flash", "n25q512a"; /* dual 512Mb, 1Gb total */ #address-cells = <0x1>; #size-cells = <0x1>; reg = <0x0>; spi-tx-bus-width = <0x1>; sni-rx-hus-width = <0x4>spi-max-frequency = <0x66ff300>; partition@boot { label = "boot"; reg = <0x0 0x1e00000>; }: partition@bootenv { label = "bootenv": reg = <0x1e00000 0x40000>; }: partition@kernel { label = "kernel"; reg = <0x1e40000 0x2400000>; }: partition@jffs2 { label = "jffs2"; reg = <0x4240000 0x2EE0000>; }; partition@spare { label = "spare": reg = <0x7120000 0x20000>; }: };

https://www.evernote.com/client/web#?an=true&n=211c3a6b-7411-fdb5-3ee6-69fe908481fb&

5/8/2020

Alle notities - Evernote

Edit kernel setting for default erase size of flash following: https://forums.xilinx.com/t5/Embedded-Linux/mount-jffs2-filesystem-error/td-p/843748 > petalinux-config -c kernel device driver -> memory technology device(MTD) support -> SPI-NOR device support -> Use small 4096 B erase sectors uncheck! (default config is checked.)

> petalinux-build

> petalinux-package -boot -fsbl -fpga -u-boot -kernel -add images/linux/rootfs.jffs2 -offset 0x4240000 -- force

Program BOOT.BIN with sdk gui. > source /opt/Xilinx/Vivado/2018.3/settings64.sh > xsdk

set boot mode to 0000 jtag boot

Alle schakelaars van grand moeten naar naar boven staan, oftwel weg van de cijfers op de bootschakelaar.

Broom Elash Ma			
Program Flash Men	nory via in-system Programmer.		Z
Hardware Platform:	system_top_hw_platform_0		_
Connection:	Local	:	Ne
Device:	Auto Detect		Sele
Image File:	/home/rene/Data/FPGA_workdir/EXAMPLE_PROJECTS/XCZU7/CpyEDT_RefDes/xilinx-zcu102-2018.1/images/linux/qspi_GEM3ena/BOOT.bin		Brow
Offset:	0		
Flash Type	qspi-x8-dual_parallel		
FSBL File:	/home/rene/Data/FPGA_workdir/EXAMPLE_PROJECTS/XCZU7/CpyEDT_RefDes/xilinx-zcu102-2018.1/images/linux/zynqmp_fsbl.elf		Bcox
🗇 Convert ELF to be	ootloadable SREC format and program		
 Blank check after 	erase		
 Verify after flash 			
1	Cancel	A Pr	ogram

set boot mode to 0000 qspi boot

Schakelaar van grand moet bij "3" naar beneden staan, de andere schakelaars moet weg van de cijfers.

https://www.evernote.com/client/web#?an=true&n=211c3a6b-7411-fdb5-3ee6-69fe908481fb&







Thank you for your attention







esd - KK-1.0 c_lame_dk 140 dit de rx_sync b/c/d/? Ja dit at naar de nc pin. Maar er hebben we



Backup slides

























Figure 1. JESD204B Link Diagram for One ADC to an FPGA through One Lane

Jul 2020

Jul 2020

Status filter design

Schematic with ideal components:

"From small debugging steps to a GRAND result"

What happened

- Combine Xilinx design with Analog Devices design
- boot from QSPI / flash partion table
- Modifive board files Xilinx
- Search best firmware base to start from
- Change firmware Analog Devices hdl repo
- Yocto design flow
- Modify device tree where are they and how to change them. Overlays/includes are a great help and a great pain. Easy to get the device tree but difficult to modify and use them
- Boot linux
- Add missing device drivers, mainly clock
- Debug axi busses, ADC setting and JESD204 lane setting
- Combine everything in git.
- Clean up and remove unused functionality
- 25-3 first boot without adc and clock driver but with qspi and AD device tree. (started ticket)
- 6-5 first answer Analog Devices
- 30-6 NFS boot and send mail to CIC>EMEA@analog.com (helpdesk)
- 7-7 follow up from Analog Devices
- 13-7 first signals in IIO scope
- 23-7 4 ramp signals in IIO scope

Tips, lessons learned

- Select you Analog devices HDL project based on available device drivers.
- Learn git
- Invest time in development environment especially when booting from QSPI memory. Test it and forget it.Switch to NFS boot as soon as possible. Quite some time spent on gettign the boot arguments correct for NFS boot
- Email Analog Devices to ask for priority on ticket.
- Learn how to do apply a patch (in GIT and add this patch in Yocto, with a patch you can also add source code.

Open items

- Using QEMU seems to work out of the box but ran into difficulties with the QSPI boot. Could potentially save a lot of time with testing device drivers and boot
- Petalinux-build mrproper modifiying the device tree and perform:
- \$ petalinux-build -c device-tree -x cleansstate
- \$ petalinux-build -c device-tree
- Build the device tree but does not result in a bootable image for the QSPI boot.

GRAND – Giant Radio Array for Neutrino Detection

Initiative of Olivier Martineau (scientist: LPNHE) Group in Nijmegen working on GRAND

Department: High Energy Physics

- Sijbrand de Jong

GRAND:

- Charles Timmermans (scientist: Nikhef)
- Dániel Szálas-Motesiczky (engineer: RU)
- Floris Hahn (PCB designer: Techno Center, RU)
- René Habraken (engineer: RU) r.habraken@science.ru.nl

AERA – Electronics Auger Engineering Radio Area

"SMALL" before "GRAND" ??? \rightarrow Not really!

Installment in May 2013 in Argentina 100 antennas 6 km2

Merge Analog Devices with Xilinx ref design

Analog Devices ad9694-500ebz reference board

Both companies provide schematics, BoM, board layout

Xilinx ZCU102 reference board

GRAND prototype V1

Key features DAQ Trigger logic and control FPGA+CPU ZynqMP: XCZU7CG-1FBVB900E

4 channels 14 bit, 500MSPS ADC 30 – 200 MHz GPS position and timing Long range WiFi data transfer

Start development towards a more integrated, reliable and cheap DAQ while using less power.

DDR4 memory

	BANK 504		
H30 G30	PS_DDR_A0	PS_DDR_DQ0	AH22 DDR4_SDRAM0_DQ11
29	PS DDR A1	PS_DDR_DQ1	AJ22 DDR4 SDRAMO DOG
130	PS_DDR_A2	PS_DDR_DQ2	AK22 DDR4 SDR4M0 DO14
28	PS DDR AA	PS DDB DO4	AK20 DDR4 SDRAM0 DQ10
27	PS DDB A5	PS DDR DOS	AJ19 DDR4 SDRAM0 DQ8
27	PS DDB A6	PS DDB DO6	AK19 DDR4 SDRAM0 DQ12
27	PS DDB A7	PS DDB DO7	AH19 DDR4 SDRAM0 DQ13
26	PS DDB A8	PS DDB DQ8	AH23 DDR4_SDRAM0_DQ3
26	PS DDR A9	PS DDB DO9	AK23 DDR4 SDRAM0 DQ6
29	PS DDR A10	PS DDR DQ10	AG24 DDR4_SDRAM0_DQ7
28	PS DDR A11	PS DDR DQ11	AK24 DDR4 SDRAM0 DQ2
29	PS DDR A12	PS DDR DQ12	AJ26 DDR4_SDRAM0_DQ0
28	PS DDR A13	PS DDR DQ13	AK25 DDR4_SDRAM0_DQ4
29	PS DDR A14	PS DDR DQ14	AG25 DDR4_SDRAM0_DQ5
29	PS DDR A15	PS DDR DQ15	DDR4_SDRAM0_DQ1
21	PS DDR A16	PS DDR DQ16	DDR4_SDRAM1_DQ9
7	PS DDR A17	PS DDR DQ17	AE22 DDR4_SDRAM1_DQ10
27	PS DDR BA0	PS DDR DQ18	AE22 DDR4_SDRAM1_DQ8
26	PS DDR BA1	PS DDR DQ19	AG21 DDR4_SDRAM1_DQ12
26	PS DDR ACT N	PS DDR DQ20	AL20 DDR4_SDRAM1_DQ15
24	PS DDR ALERT N	PS DDR DQ21	AE20 DDR4_SDRAM1_DQ14
26	PS DDR PARITY	PS DDR DQ22	AE20 DDR4_SDRAM1_DQ11
25	PS DDR RAM RST N	PS DDR DQ23	DDR4_SDRAM1_DQ13
28	PS DDR BG0	PS DDR DQ24	DDR4_SDRAM1_DQ6
21	PS DDR BG1	PS DDR DQ25	DDR4_SDRAM1_DQ2
30	PS DDR CS NO	PS DDR DQ26	DDR4_SDRAM1_DQ0
29	PS DDR CS N1	PS DDR DO27	DDR4_SDRAM1_DQ4
30	PS DDR CK0	PS DDR DQ28	DDR4 SDRAM1 DQ7
20	PS DDR CK NO	PS DDR DQ29	ADDE DDR4_SDRAM1_DQ5
28	PS DDR CK1	PS DDR DQ30	DDR4_SDRAM1_DQ1
28	PS DDR CK N1	PS DDR DQ31	AG29 DDR4_SDRAM1_DQ3
30	PS DDR CKE0	PS DDR DQ32	- U24X
20	PS DDR CKE1	PS DDR DQ33	V23X
30	PS DDR ODT0	PS DDR DQ34	V25X
2.9	PS_DDR_ODT1	PS_DDR_DQ35	VarX
	PS DDR DQS NO	PS DDR DQ36	AA72
24	PS_DDR_DQS_P0	PS_DDR_DQ37	A A 725
24	PS_DDR_DQS_N1	PS_DDR_DQ38	¥23
21	PS_DDR_DQS_P1	PS_DDR_DQ39	P23
21	PS_DDR_DQS_N2	PS_DDR_DQ40	B23
24	PS_DDR_DQS_P2	PS_DDR_DQ41	T23
24	PS_DDR_DQS_N3	PS_DDR_DQ42	P26
25	PS_DDR_DQS_P3	PS_DDR_DQ43	T25
4	PS_DDR_DQS_N4	PS_DDR_DQ44	U23
5	PS_DDR_DQS_P4	PS_DDR_DQ45	T26
5	PS_DDR_DQS_N5	PS_DDR_DQ46	P24
3	PS_DDR_DQS_P5	PS_DDR_DQ47	U26
)	PS_DDR_DQS_N6	PS_DDR_DQ48	V26
9	PS_DDR_DQS_P6	PS_DDR_DQ49	U28C
8	PS DDR DQS N/	PS_DDR_DQ50	V27
8	PS DDR DQS P/	PS DDR DQ51	U30C
3	PS DDR DQS NS	PS_DDR_DQ52	V30C
0	PS DDR DUS P8	PS DDR DQ53	W30
:5	PS DDR DM	PS DDR DQ54	W29
21		PS_DUR_DUS5	B30
25	PS DDR DM2	PS_DDR_DQ56	T300
24	PS DDR DMS	PS DDR DQ57	P300
24	DOD DIA	PS DDR DQ58	P29
28	PS DDR DMS	PS DDR DQ59	T28
28	PS DDR DMB	PS DDR DQ60	T27
27	PS DDR DM/	PS DDR DQ61	P27
1.2	-S_DUN_DW6	PS DDR DQ62	R27
		PS DDR DQ63	AB29
24	10000 D0000 504 1	PS_DDR_DQ64	AA30
27	VCCO PODD 504 1	PS DDR DQ65	Y30
5	VCCO PRODE ENA 2	PS DDR DU66	Y29
28	VCCO PSDDR 504 3	PS DDP DOC	AA26
26	VCCO PSDDR 504 5	PS DDP DOCO	W21
27	VCCO PSDDR 504 5	PS DDP DOTO	Y27
26	VCCO PSDDR 504 8	PS DDP DQ/0	W26
	1000_F3000_304_/		AB23UDIMM_PS_ZO
	-	PS_DUK_ZQ	7
	XCZUSC G_FBVB 900		**************************************
			GND

U4-15

BYTELANE 0

SDRAM 0

BYTELANE 1

BYTELANE 0

SDRAM 1

BYTELANE 1

Device tree

"Building with Petalinux" from Analog Devices works "out of the box" for standards ADC development boards and a number of FPGA boards. https://wiki.analog.com/resources/tools-software/linux-build/generic/petalinux

- The Device Tree Compiler (dtc) is an easy tool to get the details of what is actually built

 \rightarrow dtc -I dtb images/linux/system.dtb -O dts -o

../devicetree/recompiledDTBs/xxx.dts

– But, where is all this information coming from?

 \rightarrow user layer from meta-adi-xilinx, meta-adi-core, .../project-spec/metauser/recipes-bsp/device-tree/files/xxx.dts

– And, if you know where it comes from how to modify this to your own needs? \rightarrow Added custom device tree to the files directory and reference it directly in /meta-adi/meta-adi-xilinx/recipes-bsp/device-tree/device-tree.bbappend

QSPI

Boot from QSPI

- Make sure there is a backup solution available.

- Match the size of the "partitions" to the MTD erase size = 131072 (128K) and set this also in Petalinux

– Uncheck "Use small 4096 B erase sectors" in the kernel config (petalinux-config -c kernel)

```
&qspi {
   status = "okay";
   is-dual = <1>;
   has-io-mode = <1>:
   /delete-node/ flash@0;
flash@0 {
   compatible = "micron,m25p80", "spi-flash", "n25q512a"; /* dual 512Mb, 1Gb total */
   < - - - snip - - - >
   •partition@boot {
      label = "boot";
      reg = <0x0 0x1e00000>;
   };
   partition@bootenv {
      label = "bootenv":
      reg = <0x1e00000 0x40000>;
   };
   partition@kernel {
      label = "kernel";
      reg = <0x1e40000 0x2400000>;
   };
   partition@jffs2 {
      label = "jffs2";
      reg = <0x4240000 0x2EE0000>;
   };
   partition@spare {
      label = "spare";
      reg = <0x7120000 0x20000>;
```


Boot Linux

```
Set boot arguments in U-boot:
jffs2 boot:
setenv bootargs "console=ttyPS0,115200 earlyprintk
clk_ignore_unused root=mtd:jffs2 rw rootfstype=jffs2"
```

nfs boot:

setenv bootargs "earlyprintk console=ttyPS0,115200 clk_ignore_unused root=/dev/nfs nfsroot=192.168.10.1:/srv/nfs,vers=3,nolock,tcp ip=192.168.10.2:192.168.10.1 rw nfsrootdebug"

- serial interface \rightarrow <u>never</u> connect the default serial output to the 2nd uart interface on the ZynqMP.

PS_MIO12	G19	MIO13_GPS_PPS	R448	PS GPS PPS
PS_MI013	E18	MI014 12C0 SCL		
PS_MIO14	J19	MI015_I2C0_SDA		
PS_MIO16	K17 C18		R604	PS_TRIMB_TXD
PS_MIO17	K18	MIO18_UART0_RXD	R605	
PS_MIO10	K16	MIO19_UART0_TXD	OR	PS_TRIMB_RXD
PS_MIO20	A19	MIO20_UART1_TXD	R606	DE LIADTI TYD
PS_MIO21	H19	MIO21_UART1_RXD		PS_UARTI_IXD
PS MIO22	F17	MIO22_BUTTON	R607	
PS MIO23	K19	MIO23_LED	OR	PS_UART1_RXD
0_111020	A18.			

Hardware HDL

Take time to find the best match for the HDL project (PL-firmware), device tree and Linux device drivers (PS-software). The best match depends on the ADC, FPGA, peripherals, clocks and power supplies on the board.

HDL projects:

https://github.com/analogdevicesinc/hdl/tree/master/projects

Sometimes the ADC occurs in several ADC hdl projects. It can be beneficial to use a more recent project and accept a mismatch with the used ADC to be able to profit from new (or more flexible) software or firmware.

Start the puzzle here to match the FPGA software version with the HDL release from Analog Devices. Take care, year numbers do not match with FPGA software release! (e.g. release hdl_2019_r1 should be used with Quartus 18.1 or Vivado 2018.3)

→ https://wiki.analog.com/resources/fpga/docs/releases

Debug axi busses, hdl, ADC setting and JESD204 lane parameters

Call in help from Analog Devices via EngineerZone forum: \rightarrow https://ez.analog.com/

A lot of information can be subtracted from: grep "" /sys/bus/platform/devices/*.axi-jesd*/status* grep "" /sys/bus/platform/devices/*.axi-jesd*/lane*

But before the ADC shows up as an IIO device (iio_info):

- take care of clocking (in the device tree)
- make sure the clock can be reconfigured with a "clk_set_rate" from a device driver.
- enable debug messages in device driver add:
 - #define DEBUG

Before the first include and then rebuild your kernel (with the default log level in the kernel config to print debug messages)

First data

File Edit View																											
Plot Channels	— dai 🗅	6		₹	🛛 🔽 Auto	o scale 😽 Show	arid YM	ax: 100	0 Ĉ	Y Min: -100	00 1															Samples	5
▼ axi-ad9694-hpc	20			20	1.40	4.60	00 11	100	1.120	11140		1160	1:100	1.20	0	1,220	1,240	1.24	0	1200	1,200	11220	1.240	1:260		20 LL 400	
🖉 voltage0	-2P 1	1 +4 1	1 +	40111	+40111	+90111	40111 +	100	+12Ψ	1 + 14ψ	11*	+10Ψ I	+104	+40	ΨII	+424	ι (+44Ψ I	1 +40	Ψ ι ι Ι	+48Ψ	+30ψ	1 (+32Ψ I	1 +34ψ	+304	1 1 1+3	5φ +40φ	
🖉 voltage1 📃	2 																										
🗹 voltage2	-60													1 d 1				ПІ					1 11				
🖉 voltage3	+																										
Math	_																										
	\$0 ¹								3													50	rs.		ESA E		
	+																										
	_																										
	ot																										
	+			Ш				Į į		Į.								JL M									
	_																										
	0																										
	+		ll i		í.	Í													11								
	-																				3						
	-	- E I,	II.	LUL I	I.			ļļ	ļ Iļ				- 111 -	1 11				JL II	ЦЦ		; ;			, //, //		L E	
	+2																										
Plot Type	-														11								1 11				
Time Domain 🗘)[++																										
400 Samples *	-		24						r R	Ц				4 44				J				an r		k			
	_																										
Graph Type: Lines ‡	¢+		- 	N41 14M	M M	мм		M	wn ∨	ммм	MM		MM		AM M				1 M N	4 MM MM	M V	и мим м				M MM	
Info																											
Markers Devices	-																										
	1][][11 10									
	_																										
	_																								1 1		
	-20																										
	-																										
	_																			[]]]][]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]							
	-30																										
	-												1														
	_																										
	-40																										
	_				l I																						
	_	5																			1						
	-50																										
	_																				i.						
	-							Ĩ	ĺ.		ľ		1								1						
	60																				}						
	-																										
ANALOG	100									k E k						l		1 Is							le k		
DEVICES	02																										
			11111	101101	100000																						

First data

Results

File Edit View																																					
Plot Channels	- 101 -		5 6 9 5 7	25	5 B	Auto	scale	Sho	w arid																												Samples
▼ axi-ad9694-hpc	-20			-20	+4(+60	_	+80.		00	⊥12	0	+140		+160		180	+20	0	+220	0	+240		+260	+28	20	+300)	+320		340	+36	50	+38	0	
voltage0	1			49	1 1.40		1.00		100		ΟΨ	112	ΨΙΙ	ψרן ין		·ιοφ			1 4	JU I	1420	4	'4 ⁻ Ψ		·404	1 1.4	Ψ	1.100		1924	1.1	ΨΤΨ	1 1.1		1.30	ΨΙΙ	.400
🗆 voltage1	ō																																				
voltage2	+45	i k	k k H	6 6 F	i i i	k i t	111	k k	i i I	l h ! h	k k	k k l	1 I I	t t	l l	k k		k k	λİκ.	k k i			l i	k i	l i i	t t	k k k	in t	k k	i i I	k k s	i k	k k	k k	L L F	L I I	
voltage3	00		- N - N - I	N N I		N N	n n n	- N - N		1111	Λ N	N N I	n n n	i N N	n n	N N -	n n n	- N - N	- N E N	N N I	A A A	1 / /	- N - N	- N - N	h h f	1 N N	N N N	iin h	- N - N	8.8.1	NNN	- N N	- N - N -	N N	N N I	\	
Math	1100 +1,50, +2,00 +2,50, +3,00 +3,50, +40																																				
	-																																	ļ			
Time Domain 1	150			1111					[]															ÍШ													1
	-		HHH	ΥΠ			1111			ΠH	nn		1111	1111	1111		١H			IIIÌI	1111	1111		{								\ \	ШH				
400 🗘 Samples 🛟	-		$\left\{ \left\{ \right\} \right\}$								┥┥┥┥		┟┟┟┝				++++	╞┼┝┝						┝┝┝┝									++++				
Graph Type: Lines 🗘	-50																																				
Markers Devices	-1001								łli										181																	{ }	
DEVICES	-600,																																				

Results

File Edit View									
Plot Channels			- 63	V	Auto scale	Show grid	Y Max: 0	\$ Y Min: -159	÷ 🗔
▼ axi-ad9694-hpc		10		+20		40	+60 · · +70 ·	. +80 +90	
voltage0				1 1 1 4 4	11199			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
voltage1	-								
voltage2	-10								
voltage3	-								
 Math 	ō								
	<u>-</u>						 -		
	_								
	-30								
	-								
	_								Fand
	-40						-		
	_								
	5								
	<u> </u>							· -¦	
	-								
Plot Type	-60	 		 	 		 -	 	
Frequency Domain ‡	_								
	101								
FFT Size: 8192 -	_			¦					
Average: 3	_								
PWR Offset: 0,00 ‡	-80								
Info	_								
Markers Devices	8								
Fund: -36,47 dBFS @ 99,976 MHz	_			¦					
DC: -71,07 dBFS @ 0,000 MHz	d								
2H: -99,30 dBFS @ 200,012 MHz 3H: -99 30 dBFS @ 200 012 MHz	-10						i 		
4H: -36,47 dBFS @ 99,976 MHz	-	1.							
	110		ايار برايا	a di sh	ا الالالية المالية الم	أغربت المتعادية	dat he in the	in the last	
	<u>`</u>	til l		TALAH LAN					
	-		" 1 M M M		ti libit but de				
	-12								
	-								
	30			I I III	IL	.] . .][[[]]]]	
	<u> </u>	¦ ·	 			╂╺l╂╺╶╶ <i>╂</i> ╟┠╴╴╴╴	╬╾┵╠╴╴╴╺╠╴┙┠╶┤┝	·	╧┥┽╶┊╴╶┥╾╵╁┝┩╶┦╴╴╻
	-								
	-14(
	-								
	50								
	1								
	-								
DEVICES	160								

Results GPS

Radboud University

Results

- Testing of first prototype was finished before summer holiday.
- Ready to produce 100 stations using the next iteration of the prototype.
- Next year 100 stations will be installed in remote area in China.
 Hopefully, 200 more will follow soon after installment

Then there is a lot of work to do to go to 1000, 10.000 and 100.000.

Lessons learned

- It takes a lot of time to debug the boot from QSPI memory. Mainly building and programming the flash.
- Select the Analog Devices HDL project based on available knowledge in you(r team) and on the dag board.
- Learn git, how to make a patch in git and how to apply this patch in Yocto / Petalinux. To be able to add new code you sometimes need a patch...
- Invest time in the development environment especially when booting from QSPI memory. Switch to NFS boot as soon as possible.
- During boot do not reconfigure the clock (chip) that provides the ps ref clk. (Thanks Pieter and Ralf :-))
- A clock is not a static signal with a fixed frequency. During boot the device driver of Analog Devices tries several clock settings to be able to set up the JESD204 interface correctly.
- You learn a lot from making your "own" high speed data acquisition board.

Firmware setup

Firmware setup test: DMA and data througput

Firmware setup test: config trigger logic

